With the technology moving into the deep sub-100nm region, the increase of leakage power consumption necessitates more aggressive power reduction techniques. Power gating is a promising technique. Our research emphasizes the virtual ground voltage (VVG) as the key to make critical design trade-offs for power gating. We develop an accurate model to estimate the dynamic VVG value of a circuit block as a function of time after its ground is gated. Experimental results show that the model has less than 1% average error compared with HSPICE results. The CAD tool implemented based on the model has a 100× speedup over HSPICE.
INTRODUCTION
MOSFET scaling into deep sub-100nm has resulted in significant increase in leakage power consumption. Particularly, in 45-nm technology and beyond, leakage power consumption will catch up with, and may even dominate, dynamic power consumption [1] . This makes leakage power reduction an indispensable component in the nano-era low power design. Sub-threshold leakage, gate leakage and band-to-band tunneling leakage are the three main components contributing to the total leakage power.
Power gating, or sleep transistor technique, has been introduced and studied to reduce sub-threshold leakage as well as gate leakage [1] . Various design issues must be considered while determining the efficacy of power gating. Performance penalty, ground-bounce noise, wake-up delay and data retention are among the major issues to be considered [2] .
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Recently, studies have shown that the Virtual Ground Voltage (VVG) has a significant impact on most design issues related to ground power gating, as shown in Figure 1 . (Virtual VDD voltage has a similar impact on supply power gating. We will only study ground gating in this paper since it is used in most design practises.) There are several reasons for this. First, the leakage current has exponential relationship with the circuit voltage potential, so the VVG value determines the effectiveness of leakage power reduction. Second, Singh et al. [3] establish the quadratic dependency of the circuit wake-up time on VVG. They also show that the rush current after wake-up is directly proportional to the VVG value, whereas the energy saving is reversely proportional to it. Based on this observation, they propose an "intermediate strength power gating" method to control the VVG value, and thus make design trade-offs among energy saving, wake-up time and ground-bounce noise. Similarly, Kim et al. [4] propose a "multi-mode power gating" structure providing several possible VVG values for designers to choose from. Third, the VVG value directly affects the voltage of the output logic [2] . So it is important for data retention as well.
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So far, all the studies in the literatures are based on the assumption that the VVG value is static. The sleep time of the circuit is considered to be long enough such that the internal node will be charged to a steady value [3, 4, 5] . This steady value is then used to estimate the leakage savings, wake-up time, ground-bounce noise and so on. The impact of variation in the VVG value before it reaches the steady value has not been studied. We will call this variation the "dynamic" value of VVG ( Figure 2 ). As CMOS technology scales down, we believe that modeling of the dynamic VVG value will become critical. There are two reasons for this. First, the ratio of the leakage to dynamic power consumption increases quickly as the technology scales down. Hence in the future, the energy breakeven point of the circuit can occur before its virtual ground gets fully charged. For example, our simulation results show that in 32nm predictive technology [9] on benchmark circuit C7552, the energy breakeven point occurs well before the VVG value reaches its steady value (T1=3ns T3=80ns, Figure  2 ). Second, in order to develop more aggressive power reduction techniques, such as active leakage power saving or fine-grained power gating, the circuit needs to enter the sleep mode more fre- quently to exploit idleness. Thus the minimum sleep time can be further reduced. In Figure 2 , the minimum sleep time T2 can be any value larger than T1, and can fall in the dynamic VVG range. The accurate estimation of dynamic VVG as a function of time will be a necessity when making design trade-offs in this case, as well as in future power gating designs in general.
For the first time, this paper presents an accurate model for dynamic VVG at any time after the ground is gated. This model can also give estimation of the dynamic leakage energy saving. This paper is organized as follows. In Section 2 detailed model derivation is presented. Section 3 presents the CAD tool implemented based on the model and discusses the experimental results. Finally, Section 4 concludes the paper.
DYNAMIC VVG MODEL DERIVATION
In the following modeling process, we consider the sub-threshold leakage as the major leakage source. The gate leakage is projected to have a reduction of 100× in the 45nm technology with the use of high-k dielectrics [6, 8] . And because of the exponential dependency of the sub-threshold leakage on temperature, the subthreshold leakage is still the dominant leakage component during run-time. In this paper, we focus on the sub-threshold leakage and refer to it as leakage.
Static VVG Modeling at Transistor Level
The static VVG estimation has been discussed in many literatures. Generally, it can be obtained by matching the leakage current of a logic circuit with the leakage current of the ground gate device (the footer). Singh et al. [3] give the equation to obtain the static VVG value as follows.
Substituting I leak (Circuit) and I leak (F ooter) in the above equation with functions of VVG yields a new equation of VVG. In [3] , this equation is solved to obtain the static VVG value. However unlike [3] , we will firstly simplify the VVG equation before solving it. Starting from the single transistor sub-threshold leakage current model in [1] , we have:
where V th0 is the zero bias threshold voltage, vT is the thermal voltage, γ is the linearized body effect coefficient, and η is the DIBL coefficient. When VDS vT , the term (1 − e −V DS /v T ) in the above equation can be neglected. Assuming that the temperature and the body bias voltage are fixed, we can simplify Equation 2 into:
where K1, K2 and K3 are technology-dependant exponents, and I is the leakage current under the normal condition terminal voltages.
For ground gating, the terminal voltages of the off-state NMOS or PMOS have the patterns as shown in Figure 3 . Note that in equations and figures we use VV G to denote the voltage of the virtual ground. The leakage current for ground gating can be expressed as: 
Solving the above equations yields:
where IP ( IN ) is the leakage current of PMOS (NMOS) with zero VVG, and KP (KN ) is the leakage reduction exponent of PMOS (NMOS). So a single transistor in off-state can be modeled as a VVG-controlled current source. Note that the simplification of the
causes inaccuracy when VDS is comparable with vT . (When VDS equals to 4vT , the error is 1.8%.) However, when VDS is small, the leakage current is very small such that it can be approximated as zero in EBT calculation. Hence our model is accurate when VDS < 4vT . Typically, the final steady value of VV G is less than VDD − 4vT , due to the footer leakage.
The footer has a similar model since essentially it is a NMOS transistor with high threshold voltage. By using Equation 5 to substitute the leakage current in Equation 1, the static VVG value of a single transistor circuit can be obtained. However we stop here and turn to dynamic VVG modeling. The static VVG can be obtained from our dynamic VVG model as well.
Dynamic VVG Modeling at Transistor Level
Considering a NMOS transistor with its ground gated by a footer, we now model its dynamic VVG. As soon as the footer is turned off, the leakage current starts to charge the internal nodes. As a result, the VVG level gradually rises. Consequently, the leakage current is reduced according to Equation 5 . As shown in Figure 4 , we model this as a charging process of the virtual ground capacitor by a VVG-controlled current source. The resistances of the transistor and the interconnect do not affect the charging time, since the charging is due to an equivalent current source. The resistance is then neglected in our model. We have designed an experiment in Section 3 to verify this simplification.
By considering VVG and leakage current as functions of time, the charging process can be characterized as: where t is the time after the ground is gated, and C is the equivalent capacitance attached to the virtual ground. In this case, C includes the junction capacitances of the NMOS and the footer, and gate capacitance of the NMOS. IF and KF are the zero-VVG leakage current and leakage reduction exponent of the footer, respectively. In the above equations when the VVG level is low, the leakage current of the footer is very small and can be ignored. (The footer leakage will be considered in the circuit level model.) Equations 6 can then be solved as:
The above solution gives the model of dynamic VVG at the transistor level. Additionally, the leakage current as a function of time is given by:
Dynamic VVG Modeling at Gate Level
In the following study, we show modeling of dynamic VVG at the gate level.
Example Of Two-input NAND Gate
Consider a two-input NAND gate. Since the input vectors have significant impacts on the leakage current, we model the gate by each input vector. As shown in Figure 5 , the two-input NAND gate is modeled into four VVG-controlled leakage current sources (Ii), with equivalent capacitances (Ci) attached to the virtual ground of the gate. The next question is to find out the relationship between 
Off-state Transistors In Series
Case four in Figure 5 has the minimum series structure of two off-state NMOS transistors in stack. Our first goal is to find out the impact of stacking effect on the leakage current. 
where Iseries is the leakage current of the stack. Substitute Ii (i=1,2,3,4) with eȊ i . Equations 9 turn into:
where,
With the stacking effect, the leakage current still has an exponential dependency on VVG. The difference is that the leakage reduction exponent turns into an equivalent exponent KS, and the zero-VVG leakage current of the stack turns into Iseries. Now consider a special case that one of the transistors in the stack is on as shown in Figure 6b . Assume the voltage difference between V1 and V2 is negligible. This case is then equivalent to a three-transistor stack. Hence if some transistors in the stack are in the on-state, the total leakage current of the stack still satisfies Equation 11.
Off-state Transistors In Parallel
Case one in Figure 5 is the simplest example of off-state transistors in parallel. Since both PMOS transistors have the same leakage reduction exponent K, the total leakage remains an exponential function, despite of the transistor sizes. Similarly, for a parallel structure with only one transistor in each branch (Figure  7a ), the total leakage is an exponential function of VVG. The parallel structure can be complex when a branch has more than one transistor. Due to the stacking effect, it can have different K values depending on the number of off-state transistors in that branch. For example in Figure 7b , by using the result of Equation 11, the total leakage current can be expressed as: a, b, c...) is the equivalent leakage reduction exponent of each branch. Since Ki is different, the total leakage current is no longer a simple exponential function. However, we still approximate I parallel into a single exponential function of VVG because of two reasons. 1) Most gates have the simple parallel structure shown in Figure  7a , for example, NAND gates, NOR gates and Buffers.
2) For complex parallel structures, the K values can be different because the number of off-state transistors in each branch is different. In this case, due to the stacking effect, the branches with the least number of off-state transistors (branches b and c in Figure 7b ) have much larger leakage current than other branches (at least one order of magnitude [1] ) and become the dominant ones. The total leakage current of the gate is close to the sum of dominant branches current with the same K value. Hence it can be approximated as an exponential function.
We have shown that the leakage current of any number of offstate transistors in series is an exponential function of VVG. And in parallel, it can be approximated into an exponential function. So for any type of gate structure, we model the total leakage current of the gate as an exponential function of VVG. Conclusively, we define the full-fledged gate model as follows. For each input vector i, the gate is modeled as an equivalent virtual ground capacitance C i and a VVG-controlled current source Ii satisfying:
where Ii is the zero-VVG leakage current, and Ki is the equivalent reduction exponent of the gate. Use this gate model to substitute the NMOS model in Equations 6 and solve them in a similar way. The dynamic VVG of the gate can be obtained.
Dynamic VVG Modeling at Circuit Level
At the circuit level after the ground is gated, each gate in the circuit can be modeled as a VVG-controlled current source with a capacitance attached to the virtual ground of the circuit, as shown in Figure 8 . Take the footer leakage current into account. We derive the circuit level model in two steps. 
STEP ONE
For those gates (h), which have the same gate type (j) and receive the same input vector (i), they can be linearly combined into a single current source (Iij), with a single equivalent capacitance (Cij ). Hence in this step, we build a downsized circuit model with maximally j2 i current sources.
STEP TWO Now the total charging current to the virtual ground of the circuit turns into the summation of all Iij of each gate in the circuit, subtracted by the footer leakage current:
The total virtual ground capacitance of the circuit is a linear summation of all the equivalent capacitances Cij. By considering the VVG and the current as functions of time, the charging process of the circuit VVG can be characterized as: c) The total charging current in region r turns into:
where Sr and Tr are the linearized model parameters for the total charging current of the circuit in each region r. d) Substitute the charging current in Equations 16 with the above linearized model. Make the VVG and the current as function of time. Solving it yields:
e) Starting from the first voltage region, use Equations 19 to obtain the dynamic VVG in that region. f) Use the results of Sub-step e as the initial I charge and VV G of the next region (r + 1) and obtain the dynamic VVG for (r + 1). Then go back to Sub-step e iteratively until the VVG value of the last voltage region is solved.
Voltage Dependant Capacitance
In the previous study, the equivalent capacitance attached to the virtual ground is considered to be a constant. However, it is shown that the gate capacitance of a transistor has a dependency on its VGS [7] , which is a changing value during the VVG charging process. So our model needs to take this phenomenon into consideration. Once again, we divide the full VDD scale into r voltage regions and model the equivalent capacitance in each region. The dynamic VVG model in Equations 19 is then revised as:
C r total is the equivalent virtual ground capacitance of the circuit in each region r. Equation 20 gives the entire dynamic VVG model at the circuit level. For a given circuit, this model is able to estimate the VVG value at any time after the ground is gated. Additionally, this model can also give estimation on the dynamic leakage energy saving Es(t) by:
where the first term is the leakage energy consumption of the circuit without ground gating, and the second term is the energy consumption for charging the virtual ground when applying ground gating. If we assume that the energy leaking away from the footer is negligible, the second term equals to the leakage energy consumption of the circuit at time t after its ground is gated.
EXPERIMENTAL RESULTS OF DYNAMIC VVG MODEL
A CAD tool has been implemented based on the model. Experiments have been conducted to compare the HSPICE simulation results with model estimations. The ISCAS85 benchmark circuits in 32nm, 45nm and 65nm technologies [9] are used in the experiments. The gate level implementation and parasitic information of the benchmarks is from [10] . We insert footers into the benchmark circuits to implement the ground gating. Since footer sizing does not affect the correctness of our model, it is designed to be equal to the NMOS width of the circuit for simplicity.As soon as the footer is turned off, the HSPICE simulation data of the dynamic VVG value is collected and compared with the model estimations. The simulation temperature is set to be 110C to emulate the runtime temperature. The gate leakage is set to be zero.
1) Experimental Results of Resistance Impact
To verify the resistance impact on the dynamic VVG, we replaced all the original parasitic resistances in each circuit by 10 (100) times of their own values. Then the VVG simulation results of the new circuit with bigger resistances are compared with the results of the original circuit. As shown in Table 1 , the bigger resistance causes a maximum variation of 0.17% to the VVG values in all three technologies. This experiment proves that resistance can be neglected in the model.
BM.
Gate 32nm 45nm 65nm Cnts.
10x 100x 10x 100x 10x 100x C432 160 0.02% 0.12% 0.02% 0.19% 0.04% 0.30% C1355 546 0.01% 0.04% 0.01% 0.12% 0.01% 0.13% C2670 1193 0.01% 0.05% 0.02% 0.06% 0.03% 0.12% C3540 1669 0.02% 0.08% 0.03% 0.12% 0.07% 0.17% C7552 3521 0.01% 0.07% 0.03% 0.08% 0.02% 0.13% Figure 9 , this gate includes all the serial and parallel structures that we have discussed in Section 2.3. According to our method, the leakage current of the gate is modeled as a VVG-controlled current source. So in the experiment we set VVG to 7 different values and measure the leakage current of the gate. The error between our leakage current model and HSPICE results is shown in Table 2 and Figure 10 . The error is negligible when the VVG level is low (V V G < 500mV ). The error percentage is higher when the VVG level is high (V V G > 500mV ). However when VVG is high, since the absolute value of the leakage current is very small, the error has minor impact on the dynamic VVG value. Next, we apply ground gating to the 8-input AND gate and simulate its dynamic VVG values. As shown in Figure 11 , 18 sampling points are taken from the simulated VVG curve of the gate, starting from the moment when the ground is gated to the point after the VVG reaches its steady value. Then the VVG values of these 18 sampling points are compared with the model estimations. Table  3 shows the comparisons of the first 8 sampling points, since they have the largest VVG variations. It shows that the gate level VVG model has on the average 0.7%, and a maximum of 2.1% error for the 8-input AND gate. (Figure 12 ). The average and worst case error of these 18 sampling points are given in Table 4. The model has less than 1% average error when compared with HSPICE results in all three technologies. The maximum error is 3.59%. Figure 12 illustrates The model is also computationally efficient. The CAD tool can perform estimations on the largest benchmark circuit C7552 in 15 seconds, while HSPICE simulation takes 24 minutes. The speedup in this case is 100 times. It can have even greater speedup on larger circuits.
CONCLUSION
In this paper, we emphasize the dynamic VVG estimation as the key to make critical design trade-offs for future power gating applications, such as active leakage power reduction or fine-grained power gating. For a given circuit, a model has been developed to estimate the circuit VVG value at any time after its ground is gated. This model can also give estimations on the leakage energy saving as a function of time. Experiment results demonstrate that in 32nm, 45nm and 65nm technologies, the dynamic VVG model has on the average less than 1%, and a maximum of 3.59% error compared with HSPICE. The model has been implemented by a CAD tool. The tool is able to perform fast estimations with a 100× speedup compared with HSPICE on the largest ISCAS85 benchmark circuit.
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